# **SWITCHMODE™** Pulse Width Modulation Control Circuit

The TL494 is a fixed frequency, pulse width modulation control circuit designed primarily for SWITCHMODE power supply control.

- Complete Pulse Width Modulation Control Circuitry
- On-Chip Oscillator with Master or Slave Operation
- On-Chip Error Amplifiers
- On-Chip 5.0 V Reference
- Adjustable Deadtime Control
- Uncommitted Output Transistors Rated to 500 mA Source or Sink
- Output Control for Push–Pull or Single–Ended Operation
- Undervoltage Lockout

**MAXIMUM RATINGS** (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	42	V
Collector Output Voltage	V <sub>C1</sub> , V <sub>C2</sub>	42	V
Collector Output Current (Each transistor) (Note 1)	I <sub>C1</sub> , I <sub>C2</sub>	500	mA
Amplifier Input Voltage Range	V <sub>IR</sub>	-0.3 to +42	V
Power Dissipation @ T <sub>A</sub> ≤ 45°C	P <sub>D</sub>	1000	mW
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	80	°C/W
Operating Junction Temperature	TJ	125	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +125	°C
Operating Ambient Temperature Range TL494B TL494C TL494I NCV494B	T <sub>A</sub>	-40 to +125 0 to +70 -40 to +85 -40 to +125	°C
Derating Ambient Temperature	T <sub>A</sub>	45	°C

<sup>1.</sup> Maximum thermal limits must be observed.

#### **PIN CONNECTIONS** Noninv Noninv 16 Input Input Error Inv 15 Input 2 Input V<sub>CC</sub> ¬ Compen/PWN 3 5 0 V 14 V<sub>ref</sub> Deadtime 13 Output Contro Control 12 V<sub>CC</sub> C<sub>T</sub> 5 Oscillator R<sub>T</sub> 6 11 C2 Q2 10 E2 Ground 7 Q1 C1 8 9 E1



## http://onsemi.com

## MARKING





**DIAGRAMS** 



PDIP-16 N SUFFIX CASE 648



x = B, C or I

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year

WW, W = Work Week

#### **ORDERING INFORMATION**

Device	Package	Shipping
TL494BD	SO-16	48 Units/Rail
TL494BDR2	SO-16	2500 Tape & Reel
TL494CD	SO-16	48 Units/Rail
TL494CDR2	SO-16	2500 Tape & Reel
TL494CN	PDIP-16	25 Units/Rail
TL494IN	PDIP-16	25 Units/Rail
NCV494BDR2*	SO-16	2500 Tape & Reel

\*NCV494: T<sub>low</sub> = -40°C, T<sub>high</sub> = +125°C. Guaranteed by design. NCV prefix is for automotive and other applications requiring site and change control.

<sup>\*</sup>This marking diagram also applies to NCV494.

#### RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Power Supply Voltage	V <sub>CC</sub>	7.0	15	40	V
Collector Output Voltage	V <sub>C1</sub> , V <sub>C2</sub>	-	30	40	V
Collector Output Current (Each transistor)	I <sub>C1</sub> , I <sub>C2</sub>	-	-	200	mA
Amplified Input Voltage	V <sub>in</sub>	-0.3	-	V <sub>CC</sub> – 2.0	V
Current Into Feedback Terminal	I <sub>fb</sub>	-	-	0.3	mA
Reference Output Current	I <sub>ref</sub>	-	-	10	mA
Timing Resistor	R <sub>T</sub>	1.8	30	500	kΩ
Timing Capacitor	C <sub>T</sub>	0.0047	0.001	10	μF
Oscillator Frequency	f <sub>osc</sub>	1.0	40	200	kHz

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 15 V,  $C_T$  = 0.01  $\mu$ F,  $R_T$  = 12  $k\Omega$ , unless otherwise noted.) For typical values  $T_A$  = 25°C, for min/max values  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.


Characteristics	Symbol	Min	Тур	Max	Unit
REFERENCE SECTION					
Reference Voltage (I <sub>O</sub> = 1.0 mA)	V <sub>ref</sub>	4.75	5.0	5.25	V
Line Regulation (V <sub>CC</sub> = 7.0 V to 40 V)	Reg <sub>line</sub>	_	2.0	25	mV
Load Regulation (I <sub>O</sub> = 1.0 mA to 10 mA)	Reg <sub>load</sub>	-	3.0	15	mV
Short Circuit Output Current (V <sub>ref</sub> = 0 V)	I <sub>SC</sub>	15	35	75	mA
OUTPUT SECTION					
Collector Off–State Current (V <sub>CC</sub> = 40 V, V <sub>CE</sub> = 40 V)	I <sub>C(off)</sub>	_	2.0	100	μΑ
Emitter Off–State Current $V_{CC} = 40 \text{ V}, V_C = 40 \text{ V}, V_E = 0 \text{ V}$	I <sub>E(off)</sub>	_	-	-100	μΑ
Collector–Emitter Saturation Voltage (Note 2) Common–Emitter (V <sub>E</sub> = 0 V, I <sub>C</sub> = 200 mA) Emitter–Follower (V <sub>C</sub> = 15 V, I <sub>E</sub> = -200 mA)	V <sub>sat(C)</sub> V <sub>sat(E)</sub>	_ _	1.1 1.5	1.3 2.5	V
Output Control Pin Current Low State ( $V_{OC} \le 0.4 \text{ V}$ ) High State ( $V_{OC} = V_{ref}$ )	I <sub>OCL</sub> I <sub>OCH</sub>	- -	10 0.2	- 3.5	μA mA
Output Voltage Rise Time Common–Emitter (See Figure 12) Emitter–Follower (See Figure 13)	t <sub>r</sub>	_ _	100 100	200 200	ns
Output Voltage Fall Time Common–Emitter (See Figure 12) Emitter–Follower (See Figure 13)	t <sub>f</sub>	_ _	25 40	100 100	ns

<sup>2.</sup> Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$  = 15 V,  $C_T$  = 0.01 μF,  $R_T$  = 12 kΩ, unless otherwise noted.) For typical values  $T_A$  = 25°C, for min/max values  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

Characteristics	Symbol	Min	Тур	Max	Unit
ERROR AMPLIFIER SECTION			1	l.	
Input Offset Voltage (V <sub>O (Pin 3)</sub> = 2.5 V)	V <sub>IO</sub>	-	2.0	10	mV
Input Offset Current (V <sub>O (Pin 3)</sub> = 2.5 V)	I <sub>IO</sub>	_	5.0	250	nA
Input Bias Current (V <sub>O (Pin 3)</sub> = 2.5 V)	I <sub>IB</sub>	_	-0.1	-1.0	μΑ
Input Common Mode Voltage Range (V <sub>CC</sub> = 40 V, T <sub>A</sub> = 25°C)	V <sub>ICR</sub>	_	-0.3 to V <sub>CC</sub> -2.	.0	V
Open Loop Voltage Gain ( $\Delta V_0 = 3.0 \text{ V}$ , $V_0 = 0.5 \text{ V}$ to $3.5 \text{ V}$ , $R_L = 2.0 \text{ k}\Omega$ )	A <sub>VOL</sub>	70	95	_	dB
Unity–Gain Crossover Frequency ( $V_O = 0.5 \text{ V to } 3.5 \text{ V}, R_L = 2.0 \text{ k}\Omega$ )	f <sub>C</sub> -	_	350	_	kHz
Phase Margin at Unity–Gain ( $V_O = 0.5 \text{ V}$ to 3.5 V, $R_L = 2.0 \text{ k}\Omega$ )	φm	-	65	_	deg.
Common Mode Rejection Ratio (V <sub>CC</sub> = 40 V)	CMRR	65	90	_	dB
Power Supply Rejection Ratio ( $\Delta V_{CC} = 33 \text{ V}, V_{O} = 2.5 \text{ V}, R_{L} = 2.0 \text{ k}\Omega$ )	PSRR	_	100	_	dB
Output Sink Current (V <sub>O (Pin 3)</sub> = 0.7 V)	I <sub>O-</sub>	0.3	0.7	_	mA
Output Source Current (V <sub>O (Pin 3)</sub> = 3.5 V)	I <sub>O</sub> +	2.0	-4.0	_	mA
PWM COMPARATOR SECTION (Test Circuit Figure 11)	<u>l</u>		L	I	
Input Threshold Voltage (Zero Duty Cycle)	V <sub>TH</sub>	-	2.5	4.5	V
Input Sink Current (V <sub>(Pin 3)</sub> = 0.7 V)	I <sub>I</sub> _	0.3	0.7	-	mA
DEADTIME CONTROL SECTION (Test Circuit Figure 11)					
Input Bias Current (Pin 4) (V <sub>Pin 4</sub> = 0 V to 5.25 V)	I <sub>IB (DT)</sub>	-	-2.0	-10	μΑ
Maximum Duty Cycle, Each Output, Push–Pull Mode $(V_{Pin~4}=0~V,~C_T=0.01~\mu F,~R_T=12~k\Omega) \\ (V_{Pin~4}=0~V,~C_T=0.001~\mu F,~R_T=30~k\Omega)$	DC <sub>max</sub>	45 -	48 45	50 50	%
Input Threshold Voltage (Pin 4) (Zero Duty Cycle) (Maximum Duty Cycle)	V <sub>th</sub>	_ 0	2.8	3.3	V
OSCILLATOR SECTION			•	•	1
Frequency (C <sub>T</sub> = 0.001 $\mu$ F, R <sub>T</sub> = 30 $k\Omega$ )	f <sub>osc</sub>	-	40	_	kHz
Standard Deviation of Frequency* ( $C_T$ = 0.001 $\mu$ F, $R_T$ = 30 $k\Omega$ )	of <sub>osc</sub>	-	3.0	_	%
Frequency Change with Voltage (V <sub>CC</sub> = 7.0 V to 40 V, T <sub>A</sub> = 25°C)	$\Delta f_{OSC} (\Delta V)$	-	0.1	_	%
Frequency Change with Temperature ( $\Delta T_A = T_{low}$ to $T_{high}$ ) ( $C_T = 0.01~\mu F,~R_T = 12~k\Omega$ )	$\Delta f_{\rm osc} (\Delta T)$	-	-	12	%
UNDERVOLTAGE LOCKOUT SECTION					
Turn-On Threshold (V <sub>CC</sub> increasing, I <sub>ref</sub> = 1.0 mA)	$V_{th}$	5.5	6.43	7.0	V
TOTAL DEVICE					
Standby Supply Current (Pin 6 at $V_{ref}$ , All other inputs and outputs open) ( $V_{CC}$ = 15 V) ( $V_{CC}$ = 40 V)	Icc		5.5 7.0	10 15	mA
Average Supply Current $(C_T=0.01~\mu\text{F, R}_T=12~\text{k}\Omega,~\text{V}_{(\text{Pin 4})}=2.0~\text{V})\\ (\text{V}_{CC}=15~\text{V})~(\text{See Figure 12})$		-	7.0	_	mA

<sup>\*</sup> Standard deviation is a measure of the statistical distribution about the mean as derived from the formula,  $\sigma$   $\sqrt{\frac{\sum\limits_{\Sigma}(X_n-\overline{X})^2}{N-1}}$ 



This device contains 46 active transistors.

Figure 1. Representative Block Diagram




Figure 2. Timing Diagram

#### **APPLICATIONS INFORMATION**

### Description

The TL494 is a fixed–frequency pulse width modulation control circuit, incorporating the primary building blocks required for the control of a switching power supply. (See Figure 1.) An internal–linear sawtooth oscillator is frequency– programmable by two external components,  $R_T$  and  $C_T$ . The approximate oscillator frequency is determined by:

$$f_{osc} \approx \frac{1.1}{R_T \bullet C_T}$$

For more information refer to Figure 3.

Output pulse width modulation is accomplished by comparison of the positive sawtooth waveform across capacitor  $C_T$  to either of two control signals. The NOR gates, which drive output transistors Q1 and Q2, are enabled only when the flip–flop clock–input line is in its low state. This happens only during that portion of time when the sawtooth voltage is greater than the control signals. Therefore, an increase in control–signal amplitude causes a corresponding linear decrease of output pulse width. (Refer to the Timing Diagram shown in Figure 2.)

The control signals are external inputs that can be fed into the deadtime control, the error amplifier inputs, or the feedback input. The deadtime control comparator has an effective 120 mV input offset which limits the minimum output deadtime to approximately the first 4% of the sawtooth–cycle time. This would result in a maximum duty cycle on a given output of 96% with the output control grounded, and 48% with it connected to the reference line. Additional deadtime may be imposed on the output by setting the deadtime–control input to a fixed voltage, ranging between 0 V to 3.3 V.

#### **Functional Table**

Input/Output Controls	Output Function	$\frac{f_{out}}{f_{osc}} =$
Grounded	Single-ended PWM @ Q1 and Q2	1.0
@ V <sub>ref</sub>	Push-pull Operation	0.5

The pulse width modulator comparator provides a means for the error amplifiers to adjust the output pulse width from the maximum percent on–time, established by the deadtime control input, down to zero, as the voltage at the feedback pin varies from 0.5 V to 3.5 V. Both error amplifiers have a

common mode input range from -0.3~V to  $(V_{CC}-2V)$ , and may be used to sense power–supply output voltage and current. The error–amplifier outputs are active high and are ORed together at the noninverting input of the pulse–width modulator comparator. With this configuration, the amplifier that demands minimum output on time, dominates control of the loop.

When capacitor C<sub>T</sub> is discharged, a positive pulse is generated on the output of the deadtime comparator, which clocks the pulse-steering flip-flop and inhibits the output transistors, Q1 and Q2. With the output-control connected to the reference line, the pulse-steering flip-flop directs the modulated pulses to each of the two output transistors alternately for push–pull operation. The output frequency is equal to half that of the oscillator. Output drive can also be taken from Q1 or Q2, when single-ended operation with a maximum on-time of less than 50% is required. This is desirable when the output transformer has a ringback winding with a catch diode used for snubbing. When higher output-drive currents are required for single-ended operation, Q1 and Q2 may be connected in parallel, and the output-mode pin must be tied to ground to disable the flip-flop. The output frequency will now be equal to that of the oscillator.

The TL494 has an internal 5.0 V reference capable of sourcing up to 10 mA of load current for external bias circuits. The reference has an internal accuracy of  $\pm 5.0\%$  with a typical thermal drift of less than 50 mV over an operating temperature range of  $0^{\circ}$  to  $70^{\circ}$ C.




Figure 3. Oscillator Frequency versus Timing Resistance




Figure 4. Open Loop Voltage Gain and Phase versus Frequency




Figure 5. Percent Deadtime versus Oscillator Frequency




Figure 6. Percent Duty Cycle versus Deadtime Control Voltage




Figure 7. Emitter–Follower Configuration
Output Saturation Voltage versus
Emitter Current




Figure 8. Common–Emitter Configuration
Output Saturation Voltage versus
Collector Current




Figure 9. Standby Supply Current versus Supply Voltage





Figure 10. Error-Amplifier Characteristics






Figure 12. Common–Emitter Configuration
Test Circuit and Waveform




Figure 13. Emitter–Follower Configuration Test Circuit and Waveform




Figure 14. Error-Amplifier Sensing Techniques




Figure 15. Deadtime Control Circuit

Figure 16. Soft-Start Circuit




Figure 17. Output Connections for Single-Ended and Push-Pull Configurations




Figure 18. Slaving Two or More Control Circuits

Figure 19. Operation with  $V_{in} > 40 \text{ V}$  Using External Zener




Figure 20. Pulse Width Modulated Push-Pull Converter

Test	Conditions	Results
Line Regulation	V <sub>in</sub> = 10 V to 40 V	14 mV 0.28%
Load Regulation	$V_{in} = 28 \text{ V}, I_{O} = 1.0 \text{ mA to } 1.0 \text{ A}$	3.0 mV 0.06%
Output Ripple	V <sub>in</sub> = 28 V, I <sub>O</sub> = 1.0 A	65 mV pp P.A.R.D.
Short Circuit Current	$V_{in}$ = 28 V, $R_L$ = 0.1 $\Omega$	1.6 A
Efficiency	V <sub>in</sub> = 28 V, I <sub>O</sub> = 1.0 A	71%

L1 – 3.5 mH @ 0.3 A  $\,$ T1 - Primary: 20T C.T. #28 AWG

Secondary: 12OT C.T. #36 AWG Core: Ferroxcube 1408P-L00-3CB





Figure 21. Pulse Width Modulated Step-Down Converter

Test	Conditions	Results	
Line Regulation	V <sub>in</sub> = 8.0 V to 40 V	3.0 mV 0.01%	
Load Regulation	$V_{in} = 12.6 \text{ V}, I_{O} = 0.2 \text{ mA to } 200 \text{ mA}$	5.0 mV 0.02%	
Output Ripple	V <sub>in</sub> = 12.6 V, I <sub>O</sub> = 200 mA	40 mV pp P.A.R.D.	
Short Circuit Current	$V_{in}$ = 12.6 V, $R_L$ = 0.1 $\Omega$	250 mA	
Efficiency	V <sub>in</sub> = 12.6 V, I <sub>O</sub> = 200 mA	72%	

#### **PACKAGE DIMENSIONS**


### PDIP-16 **N SUFFIX** CASE 648-08 ISSUE R



- TES:
  DIMENSIONING AND TOLERANCING PER ANSI
  Y14.5M, 1982.
  CONTROLLING DIMENSION: INCH.
  DIMENSION L TO CENTER OF LEADS WHEN
  FORMED PARALLEL.
  DIMENSION B DOES NOT INCLUDE MOLD FLASH.
  ROUNDED CORNERS OPTIONAL.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.740	0.770	18.80	19.55
В	0.250	0.270	6.35	6.85
С	0.145	0.175	3.69	4.44
D	0.015	0.021	0.39	0.53
F	0.040	0.70	1.02	1.77
G	0.100 BSC		2.54 BSC	
Н	0.050 BSC		1.27 BSC	
7	0.008	0.015	0.21	0.38
K	0.110	0.130	2.80	3.30
L	0.295	0.305	7.50	7.74
M	0°	10°	0°	10 °
S	0.020	0.040	0.51	1.01

### SO-16 **D SUFFIX** CASE 751B-05 **ISSUE J**



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE

- MAXIMUM MOLD PROTROSION 0.15 (0.000)
  PER SIDE.
  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR
  PROTRUSION SHALL BE 0.127 (0.005) TOTAL
  IN EXCESS OF THE D DIMENSION AT
  MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SWITCHMODE is a trademark of Semiconductor Components Industries, LLC.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.